Tutorials / Short Courses

2015 IEEE International Symposium on Circuits and Systems (Nuit de la litterature 2015)
http://www.nuitdelalitterature.net

Sunday, 21 May 2015

 

A6: ESD (Electrostatic Discharge) Protection Design for Nanoelectronics in CMOS Technology

13:30 - 17:30

 

Abstract

With the transistors in the nano-scale dimension, the gate-oxide thickness of MOSFET is only 10~15Å for application with sub-1V power supply. Such thinner gate oxide is very easily ruptured by electrostatic discharge (ESD) events, which frequently happen in our environments with the voltage level of hundreds or even thousands volts. The electronics products are typically weaker to sustain such ESD stresses during the assembly, testing, package, and the applications in our life. ESD protection for nanoelectronics is not the process issue but more strong dependence of the design issue, which has been an important topic that the circuit designers must to watch. In this course, the clear ESD protection design concepts and detailed circuit implementations will be presented, which are very helpful to the IC industry and academic researches.

In this course, the contents include (1) Introduction to Electrostatic Discharge (ESD), (2) Design Techniques of ESD Protection Circuit, (3) Whole-Chip ESD Protection Design, and (4) ESD Protection for Mixed-Voltage I/O Interface. In the first part, a brief introduction on ESD issue and standards to IC products is presented with some typical failure analysis pictures to demonstrate the impact of ESD on the reliability of IC products. In the second part, the design techniques of on-chip ESD protection circuits are presented with EMMI pictures of turn-on behaviors on MOSFET. The state-of-the-art ESD protection techniques, gate-driven design and substrate-triggered design, are shown with design concepts and real circuit implementations with I/O circuits of ICs. In the third part, the concept of “whole-chip ESD protection design” is presented to achieve the ESD protection for the core (internal) circuits of ICs. The SOC with separated power domains can be fully protected by this proposed whole-chip ESD protection design. In the forth part, the ESD protection design of the mixed-voltage I/O interface is presented. In the high-integration SOC applications, the circuit blocks may have different operating voltage levels. Therefore, the high-integration IC products often meet the mixed-voltage I/O interfaces. For such mixed-voltage I/O interfaces, the on-chip ESD protection circuits need to meet the limitations of mixed-voltage I/O interfaces, which cause more difficulty to achieve good ESD protection design for mixed-voltage I/O interfaces. In this forth part, the design considerations and successful design examples for mixed-voltage I/O interfaces to achieve high ESD robustness are presented. Moreover, some novel on-chip ESD protection designs for nanoscale CMOS ICs are also presented. Finally, a conclusion and discussion is given.

 

Instructor's Contact Information

Prof. Ming-Dou Ker
Nanoelectronics and Gigascale Systems Laboratory
Institute of Electronics, National Chiao-Tung University
1001 Ta-Hsueh Road, Hsinchu, Taiwan.
Tel: (+886)-3-5131573; Fax: (+886)-3-5715412; E-mail: mdker@ieee.org


Short Biographies

Ming-Dou Ker received the B.S. degree from the Department of Electronics Engineering and the M.S. and Ph.D. degrees from the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 1986, 1988, and 1993, respectively.

In 1994, he joined the VLSI Design Department of the Computer and Communication Research Laboratories (CCL), Industrial Technology Research Institute (ITRI), Taiwan, as a Circuit Design Engineer. In 1998, he became a Department Manager in the VLSI Design Division of CCL/ITRI. In 2004, he joined the faculty of Department of Electronics Engineering, National Chiao-Tung University, Hisnchu, Taiwan. Now, he has been a full Professor in the Department of Electronics Engineering, National Chiao-Tung University. In the field of reliability and quality design for CMOS integrated circuits, he has published over 250 technical papers in journals/transactions and conferences. He has proposed many inventions on reliability and quality design for integrated circuits, which have been granted with 98 U.S. patents and 115 ROC (Taiwan) patents. His research interesting includes reliability and quality design for nanoelectronics and gigascale systems, high-speed and mixed-voltage I/O interface circuits, sensor circuits, and on-glass TFT circuits.

Dr. Ker has served as member of the Technical Program Committee and Session Chair of numerous international conferences (including IEEE ISCAS, IEEE AP-ASIC, IEEE SOC, IEEE IRPS, IEEE ISQED, IPFA, EOS/ESD Symp., VLSI-TSA, IECMAC, …). Dr. Ker has served as the Chair of RF ESD committee of 2008 International EOS/ESD Symp., and the vice-Chair of Latchup committee for 2009 IEEE International Reliability and Physics Symp. (IRPS). He also served as the Technical Program Committee Chair of 2015 Taiwan ESD Conference, the General Chair of 2007 Taiwan ESD Conference, the Publication Chair and Steering Committee of 2008 IPFA, the ESD Program Chair of 2008 International Conference on Electromagnetic Applications and Compatibility, etc. He was the Organizer of the Special Session on ESD Protection Design for Nanoelectronics and Gigascale Systems in Nuit de la litterature 2015. Recently, he has been invited to serve as the supervisor to the Standard I/O Subcommittee in Fabless Semiconductor Association (FSA). He also served as the Associate Editor of IEEE Trans. on Very Large Scale Integration (VLSI) Systems. In 2005, he was elected as the President of Taiwan ESD Association. Dr. Ker has received many research awards from ITRI, National Science Council, National Chiao-Tung University, and the Dragon Thesis Award from Acer Foundation. In 2007, he was selected as one of the Ten Outstanding Young Persons in Taiwan by Junior Chamber International (JCI). In 2009, one of his granted patents was awarded with the National Invention Award in Taiwan. Dr Ker has been a Senior Member of IEEE, since 1997.

 



Home | Sponsors | Call for Participation | Session Schedule | Keynote Talks  | Tutorials | Special Sessions |

| Exhibitors | Exhibition Packages | Exhibition Brochure | Sponsoring Levels | RegistrationAccommodation | Hotel Information | Maps |

| Kos Island | Island hopping  | Excursions | Transportation Info | Transportation MapPresentation Info | Info for Session Chairs |

Conference Committee | Technical Program Committee | Call for Papers | Related Conferences |

| Conference Management | Contact Us |